 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Ordering number: EN 5228A Thick Film Hybrid IC STK672-050 Microstep Operation-Supported 4-Phase Stepping Motor Driver (IO = 3.0A) Overview The STK672-050 is a unipolar constant-current choppertype externally-excited 4-phase stepping motor driver hybrid IC which uses MOSFET power devices. It has a microstep operation-supported 4-phase distributed controller built-in to realize a high torque, low vibration, low noise stepping motor driver using a simple control circuit. Package Dimensions unit: mm 4164 [STK672-050] Applications * Printer, copier, and X-Y plotter stepping motor drivers Features * Microstep sine-wave driver operation using only an external clock input (0.2 current detection resistor built-in) * Microstep drive using only an external reference voltage setting resistor * 2, 1-2, W1-2, 2W1-2, 4W1-2 phase excitation selectable using external pins * Selectable vector locus (perfect circle mode, inside 1 mode, outside 2 modes) to match motor characteristics in microstep drive state * Phase hold function during excitation switching * Schmitt trigger inputs with built-in pull-up resistor (20k) * Monitor output pin enabling real-time confirmation of IC excitation * The CLK and RETURN inputs provide an internal noise elimination circuit as well as CMOS Schmitt circuit to prevent malfunction due to impulse noise. * 4-phase distribution switch timing selected externally to either CLK rising-edge only detection mode or both rising-edge and falling-edge detection mode * ENABLE pin for excitation current cutoff, thereby reducing system current drain when driver is stopped Series Organization The following devices form a series with differing output capacity. Type No. STK672-040 STK672-050 Output current (A) 1.5 3.0 SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN N2997HA(ID) / 11896HA(ID) No. 5228--1/11 STK672-050 Specifications Maximum Ratings at Ta = 25C Parameter Maximum supply voltage 1 Maximum supply voltage 2 Input voltage Phase output current Repetitive avalanche handling capability Maximum output dissipation Operating substrate temperature Junction temperature Storage temperature Symbol VCC1 max VCC2 max VIN max IOH max Ear max Pd max Tc max Tj max Tstg c-a = 0 No signal No signal Logic input block One 0.5s pulse, VCC1 applied, Load/phase: R = 5, L = 10mH Conditions Ratings 52 -0.3 to +7.0 -0.3 to +7.0 4.0 38 25 105 150 -40 to +125 Unit V V V A mJ W C C C Allowable Operating Ranges at Ta = 25C Parameter Supply voltage 1 Supply voltage 2 Input voltage Phase driver withstand voltage Phase current Symbol VCC1 VCC2 VIH VDSS IOH max Tr1, 2, 3, 4 (A, A, B, B outputs) 50% duty With signal With signal Conditions Ratings 10 to 45 5.0 5% 0 to VCC2 100 (min) 3.0 (max) Unit V V V V A Electrical Characteristics at Tc = 25C, VCC1 = 24V, VCC2 = 5V Parameter Control supply current Output saturation voltage Average output current FET diode forward voltage [Control inputs] Input voltage VIH VIL Input current [Vref input] Input voltage Input current [Control outputs] Output voltage PWM frequency [Current division ratio (A/B)] 2W1-2, W1-2, 1-2 2W1-2, W1-2 2W1-2 2W1-2, W1-2, 1-2 Vref Vref Vref Vref = 1/8 = 2/8 = 3/8 = 4/8 100 92 83 71 % % % % No. 5228--2/11 VOH VOL fc I = -3mA (MoI, Mo1, Mo2 pins) I = +3mA (MoI, Mo1, Mo2 pins) 2.4 - 37 - - 47 - 0.4 57 V V kHz VI II Pin 8 Pin 8 0 - - 1 2.5 - V A IIH IIL Excluding Vref pin Excluding Vref pin Excluding Vref pin Excluding Vref pin 4.0 - 0 125 - - 1 250 - 1.0 10 510 V V A A Symbol ICC Vsat Io ave Vdf Conditions Pin 7 input, ENABLE = low RL = 7.5 (I = 3A) Vref = 0.6V, Load/phase: R = 3.5, L = 3.8mH If = 1.0A min - - 0.45 - typ 4.5 1.4 0.50 1.2 max 15 2.6 0.55 1.8 Unit mA V A V STK672-050 2W1-2 2W1-2, W1-2 2W1-2 2 Vref Vref Vref Vref = 5/8 = 6/8 = 7/8 55 40 20 100 % % % % Note: All tests are made using a constant-voltage supply. The current division ratio shows the design value. Equivalent Block Diagram Sample Application Circuit 2W1-2 phase excitation (microstep operation) No. 5228--3/11 STK672-050 where Rs is the built-in current detection resistance (0.2 3%). The motor current ranges from the current due to the frequency duty set by the oscillator (0.05 to 0.1A) to the allowable operating range maximum of IOH = 3.0A. Motor Current Calculation The motor current IOH is determined by the reference voltage on pin 8 (Vref). The relationship between IOH and Vref is given by the following equation. I OH = -- x Vref Rs Motor current waveform Function Tables M1 0 0 1 1 0 0 1 1 M2 0 1 0 1 0 1 0 1 M3 0 0 0 0 1 1 1 1 CWB 0 1 Excitation Phase 1-2 Phase 2W1-2 Rising and falling edge Phase W1-2 Phase 4W1-2 Phase 2 Phase W1-2 Rising edge only Phase 1-2 Phase 2W1-2 Direction Forward Reverse Mo1 0 0 1 1 Mo2 0 1 0 1 Output A B A B Phase switching CLK edge timing Input ENABLE RESET Active level Low Low No. 5228--4/11 STK672-050 Design material 1. Explanation of input pins Pin No. 14 15 17 18 9, 10, 11 12, 13 16 8 CLK CWB RETURN ENABLE M1, M2, M3 M4, M5 RESET Vref Name Function Phase switching clock Setting of rotation direction (CW/CCW) Phase origin forced return Output cut-off Setting of excitation mode Setting of vector locus System reset Setting of current value Pin format CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor CMOS Schmitt configuration with pull-up resistor 2. Functions and timing of input signals 2-1. CLK (Phase switching clock) 1. Input frequency range 2. Minimum pulse width 3. Duty 4. Pin format 6. Functions a. When the signal M3 is set to 1 or it is opened. The excitation phase moves at each step at the rising edge of the clock. b. When the signal M3 is set to 0. The excitation phase moves at each step at the rising and falling edges of the clock. sDC to 50 kHz s10 s s40 to 60% sCMOS Schmitt configuration containing pull-up resistor (20 k typical value) 5. Noise eliminating circuit with multiple stages is contained. 2-2. CWB (Setting of rotation direction) 1. Pin format 2. Function a. When the signal CWB is set to 1. It rotates clockwise. b. When the signal CWB is set to 0. It rotates counterclockwise. 3. Note sWhen the signal M3 is set to 0, the CWB input signal must not be changed at the rising edge and falling edge of the clock input for the period of 5 s. sCMOS Schmitt configuration containing pull-up resistor (20k, typical value) No. 5228--5/11 STK672-050 2-3. RETURN (It forcibly returns the phase to the origin of current excitation phase.) 1. Pin format sCMOS Schmitt configuration containing pull-up resistor (20k, typical value) sForces to moves to the origin of current excitation phase by setting the RETURN signal to high state. 2. Noise eliminating circuit is contained. 3. Function 2-4. ENABLE(ON/OFF control of excitation drive output A, A, B, and B and selection of operation/hold state in hybrid-IC) 1. Pin format 2. Function a. When the ENABLE signal is set to a high state or it is opened. It is usually placed in the operation status. b. When the ENABLE signal is set to a low state The hybrid-IC is placed into the hold state, forcing the excitation drive output to be turned off. At this time, the system clock of the HC stops, the H-IC is not affected if the input pin other than the reset input changes. 2-5. M1, M2, and M3 (Selection of excitation modes and clock input edge timing) 1. Pin format 2. Functions M2 M3 1 0 M1 0 0 2 phase excitation 1-2 phase excitation 0 1 1-2 phase excitation W1-2 phase excitation 1 0 W1-2 phase excitation 2W1-2 phase excitation 1 Phase switching clock edge timing 1 2W1-2 phase excitation 4W1-2 phase excitation Only the rising edge Rising edge and falling edge sCMOS Schmitt configuration containing pull-up resistor (20 k, typical value) sCMOS Schmitt configuration containing the pull-up resistor (20 k typical value) 3. Valid timing of mode setting sThe mode must not be changed within 5 s from the rising edge and falling edge of the clock. No. 5228--6/11 STK672-050 2-6. M4 and M5 (Setting of rotation vector locus at micro-step) M4 M5 Mode 1 1 Real circle 0 0 1 0 0 1 For the current division ratio, see Section 4-3. 2-7. RESET (Reset of entire system) 1. Pin format 2. Function sCMOS Schmitt configuration containing the pull-up resistor (20 k typical value) sAll circuit states are set to the initial values by setting the RESET signal to the low state (pulse width of 10 s or more). At this time, for all modes including the excitation mode, the A and B phases are set to the origin. sAnalog input configuration sBy applying the voltage of 2.5 V or less of the control system power source Vcc2, the constant current control can be performed over the excitation current of the motor at the 100% of the rated current value. sThe constant current can be controlled in proportional to the Vref voltage with this value specified as a high limit. 2-8. Vref(Setting of the current value used as the reference of constant current detection) 1. Pin format 2. Function 3. Explanation of output pins Pin No. 19 20, 21 MoI Mo1, Mo2 Name Function Phase excitation origin monitor Phase excitation state monitor Pin format CMOS standard configuration CMOS standard configuration 4. Functions and timing of output signals 4-1. A, A, B, and B (Output for phase excitation use of motor) 1. Function sIn four phase two excitation mode, the interval of 3.75 s (typical value) is set when the output signals of the phases A and A, B and B change. sCMOS standard configuration sOutputs the state of the current phase excitation output. Phase coordinate Mo1 Mo2 A phase 1 0 B phase 0 1 A phase 0 0 B phase 1 1 4-2. Mo1, Mo2, and MoI (Monitor of excitation state) 1. Pin format 2. Function For the MoI, 0 is output at the origin of each phase. At other points, 1 is output. No. 5228--7/11 STK672-050 4-3. Current division ratio based on M3, M4, and M5 . . . . . . . . . . . . . . . . . . . Reference values Mode Setting M3 = 0 M3 = 1 M5 = 1 14 2W1-2 20 31 2W1-2 Current division ratio 40 48 2W1-2 4W1-2 2W1-2 71 77 2W1-2 83 88 2W1-2 92 97 2W1-2 100 77 82 88 92 95 98 100 71 77 85 89 95 98 100 69 74 82 85 92 94 100 7/8 6/8 5/8 55 65 M5 = 0 15 25 34 44 51 62 69 M5 = 1 15 23 33 42 49 57 65 M5 = 0 13 19 28 39 45 54 62 % 4/8 8 / 16 9 / 16 10 / 16 11 / 16 12 / 16 13 / 16 14 / 16 3/8 2/8 1/8 1 / 16 2 / 16 3 / 16 4 / 16 5 / 16 6 / 16 7 / 16 Real circle M4 = 1 M4 = 0 M4 = 1 M4 = 0 Unit Number of steps [Load conditions] Vcc1 = 24V, Vcc2 = 5V, R / L = 3.5 / 3.8mH No. 5228--8/11 STK672-050 5. Phase excitation and timing chart 5-1. Rising edge operation of clock * 2 phase excitation * 1-2 phase excitation * W1-2 phase excitation * 2W-2 phase excitation No. 5228--9/11 STK672-050 5-2. Rising edge and falling edge operation of clock * 2 phase excitation * 1-2 phase excitation * W1-2 phase excitation * 2W-2 phase excitation No. 5228--10/11 STK672-050 s No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss. Anyone purchasing any products described or contained herein for an above-mentioned use shall: Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use: Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally. s s Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice. No. 5228--11/11 |
Price & Availability of STK672
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |